How to bypass clock change from x to 0

SystemVerilog
,
3

In reply to Agrawal Priyank:

Hi Priyank,

This code itself is to findout the reset activity. ( There should not be any clock edge (pos/neg) when reset is asserted. )

in my case, reset apply and clock transition from X to 0 happening exactly at same time, causing my assertion to failure.