How to bypass assertions using $assertoff/$asserton

SystemVerilog
2

A quick and easy fix is to add an initial block in your top level testbench that can handle the assertion control:


initial begin
  $assertoff;
  #100ms;
  $asserton;
end

You can create something more complex if you need to wait for specific signals or conditions.