How to assign uvm testbench varible to VHDL DUT's lower variable

UVM
, ,
2

In reply to yogeshraut712:

How you accomplish this will be tool dependent. You should read your simulator user manual and contact your vendor with further questions.