How to assign default values to variables declared with commonly used data-types?

SystemVerilog
2

In reply to Vedant Gala:

I faced the same situation, and see here for a possible solution. (The solution being UPF and power aware simulation.)