How to assert a bit sequence using concurrent assertions

SystemVerilog
, ,
6

In reply to ben@SystemVerilog.us:

Thanks Ben for the answer but i have one doubt .
Please explain when or if sync is high thought 8 cycles does this assertion creates multiple threads or a single thread is created.Also if multiple thread are creates whether “i” value of assertion in each thread remains different from each or all will have same value