How to access hierarchical signals in VHDL design from SystemVerilog TestBench?

SystemVerilog
3

In reply to dave_59:
Hi dave

can’t we use DPI(direct programming interface)?