How to access hierarchical signals in VHDL design from SystemVerilog TestBench?

SystemVerilog
2

In reply to dmitryl:

It’s sad, but there is no standard interface for mixing references between different language standards. Consult the user manual of the tool for what it allows.