How to access a DUT signal from a UVM test case class?

In reply to Vinay Jain:

Thanks Dave and Vinay/Jain for the paper/article. It is good to know there are working workaround. I believe we can use module as well instead of interface to bind to RTL and to embed the probe class for sampling internal RTL signals.