How do you write an assertion to check that a signal is changing at the clock? that is, output is synchronous to the clock

SystemVerilog
,
8

In reply to ben@SystemVerilog.us:

Thanks a lot for your answer (I missed somehow the notification for all these weeks!). Even though the solution to this question cannot be changed, I consider your last response as the real solution to deal with setup/hold.