How do you write an assertion to check that a signal is changing at the clock? that is, output is synchronous to the clock

[Saraswati]

In reply to ben@SystemVerilog.us:

Thanks Ben! It works!