Verification Academy
How do you write an assertion to check that a signal is changing at the clock? that is, output is synchronous to the clock
SystemVerilog
system-verilog-system-verilog-assertions
,
SystemVerilog
Saraswati
December 19, 2016, 5:31pm
3
In reply to
ben@SystemVerilog.us
:
Okay Thank you…I will try to check it.
show post in topic