How do I seertion for this condition?

SystemVerilog
, ,
3

In reply to ben@SystemVerilog.us:

Thanks