In reply to saritr:
You should be able to use both $urandom or $urandom_range without specifying a seed and let SystemVerilog manage seed generation. You can change the global seeding from test to test by using a command line option. In Questa the option is -sv_seed <arg> where <arg> is random or a specific number.