In reply to ben@SystemVerilog.us:
I tried both of your solutions. Also, both of them are trying to achieve my desired behaviour - hold off until first match, then fire every cycle after that.
In reply to ben@SystemVerilog.us:
I tried both of your solutions. Also, both of them are trying to achieve my desired behaviour - hold off until first match, then fire every cycle after that.