How Can I Hold Off an Assertion Until Sync is Established Using a Local Variable?

[hal9e3]

In reply to ben@SystemVerilog.us:

Thanks, that cleared it up!