How assumptions work in formal tool

SystemVerilog
,
4

In reply to kddholak:

I am not asking for alternate solutions. I have figured it out how to do in other ways.
I am asking what my mentioned assume is not working