Verification Academy
Help with assertion inside always@(*) combinational block alongside with for loop
SystemVerilog
SystemVerilog
,
assertion
dave_59
January 28, 2021, 6:49am
2
In reply to
feiphung
:
What is your question?
show post in topic