Verification Academy
Help understanding this SVA syntax
SystemVerilog
SVA
,
SystemVerilog
,
assertion
user49
December 23, 2018, 6:13pm
3
In reply to
ben@SystemVerilog.us
:
My comments were updated, see above.
Ben
show post in topic