Hdl hierarchy alignment with some redundant character

SystemVerilog
,
2

In reply to MilanKubavat:

You can use white space around the “.”

u_tb. u_design . mem1 .mem_high.M1.   read();
u_tb .u_design . mem1. mem_low .M1.   read();   //aligned with above line