In reply to chr_sue:
Hi,
Assume it is block level verification enviroment. And i want to test, whether the rtl is able come out of reset(like statemachine_state = IDLE, fifo read ptr and write ptr are reset to zero ). Could you please suggest best method to do it.