Most SystemVerilog simulators come with the UVM completely pre-compiled - there should be no need to put any switches or files on the command line for the UVM source code. All you need to do is put import uvm_pkg::*; and `include “uvm_macros.svh” in your source files. See http://go.mentor.com/uvm1-0-questa