Genvar variable query

SystemVerilog
3

In reply to bdreku:

Hi

I got the above thing but my b varies in between the simulation also. Iam using generate in assertions.