Generating the clock with random clock periods and random duty cycles

SystemVerilog
,
2

In reply to Manikanta Kopparapu:

The variables duty_cycle and clock_value are integers. How do you expect to constrain them to be inside real values? The rand qualifier and constraint values can only be used with integral values.

You should randomize integral values and then convert them to delay values after randomization.