Verification Academy
Generate specific clock slow down the simulation
SystemVerilog
SystemVerilog
,
Clock-generator
,
clock-block
saritr
December 26, 2016, 12:02pm
3
In reply to
Chandra Bhushan Singh
:
When I add the code for the pci_clk the simulation slows.
show post in topic