Generate a clock of of exact 200MHz

SystemVerilog
,
7

In reply to Sushrut Veerapur:

Hi Dave,

I coded a simple example.
But actually in my Soc Verification design , top level is using the timescale of 1ns/1ns.
I dont have permisssion to change the timescale.
One IP whcih needs to integrate uses 200MHz clock.

Now, I dont have permission to change timescale and i need generate 200MHz
HOW?