Verification Academy
Generate 32 bits of data which will have 10% of bits (average) toggling over "n" number of transactions
SystemVerilog
System-Verilog
,
constraint-randomization
,
SystemVerilog
dave_59
January 26, 2019, 8:55pm
7
In reply to
kernalmode1
:
See
Generating random values in increasing order | Verification Academy
show post in topic