Generate 32 bits of data which will have 10% of bits (average) toggling over "n" number of transactions

SystemVerilog
, ,
5

In reply to dave_59:

Hi Dave,

Does const’ casting data always result in the previous value? Is this true for every randomization? Also, is it tool dependent or LRM compliant?