Functions in Constraints

SystemVerilog
5

In reply to javatea:

Hi javatea,

Can you please explain what is wrong with the second part of the code ?
// (start_addr>=0) → (end_addr!=0 && (end_addr==start_addr));