Function typedef

Does SystemVerilog support function typedef like C/C++. If so , Could I get an example on declaration and usage.

In reply to nisreenj:

SystemVerilog does not have function pointers, actually no pointers at all, so there is no need to have a function typedef.