Hello Folks,
Can anyone comment on writing a short/effective way of coding the parity check or the frame check sequence that gets added along with any packet protocol for data integrity check ? Kindly share the same.
Thanks !
In reply to desperadorocks:
Can anyone comment on writing a short/effective way of coding the parity check or the frame check sequence that gets added along with any packet protocol for data integrity check ? Kindly share the same.
Parity check is defined in the requirements. Reduction XOR operator (e.g., ^data) or reduction XNOR operator (e.g., ~^data) can be used for parity of a data word.
For frame check sequence that gets added along with any packet protocol, it is typically a running sum (with overflow) of the data words in a packet, and that is checked against the sum that was provided in the packet. All of this should be specified in the requirements.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 0-9705394-2-8
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115