Force a DUT signal from a systemverilog class

UVM
9

In reply to chr_sue:

“top-level of the testbench” as in: the top of the testbench. Whatever module contains the top-level instance of the DUT.