In reply to erik.k.jessen@raytheon.com:
My question was what you mean with top-level of the testbench. Do you mean the top-level module. Then your statement is not true and its is even not on the top-level of the daynmic part of your UVM environment. Siganls are driven on the lowest level of your UVM environment, because the other parts are modeled TL constructs.