Force a DUT signal from a systemverilog class

In reply to erik.k.jessen@raytheon.com:

What do you mean with an agent/driver at top-level testbench? Is this a class-based driver in the top-level testbench?
I disagree with using the bind. The bind is often used for SV assertions regarding the DUT.