Force a DUT signal from a systemverilog class

UVM
3

In reply to AMARDEEP R PALURU:

If you want to access an internal signal in your DUT you have 2 options:
(1) access this signal through the hierarchical path in the toplevel module of your UVM environment.
(2) use the bind construct. This happens also in the toplevel module.