Force a DUT signal from a systemverilog class

[mayurkubavat]

In reply to AMARDEEP R PALURU:

Hi,

You can add this signal in your interface, and access it in class using virtual interface.