Force a DUT signal from a systemverilog class

UVM
14

In reply to erik.k.jessen@raytheon.com:

Yes, of course this one solution to do it.