Verification Academy
For loop and a random variable
SystemVerilog
constraint-for-loop
,
SystemVerilog
syedtaahirahmed
May 23, 2018, 1:16am
5
In reply to
dave_59
:
I’ll post the result once trying.
I appreciate your reply Dave, thanks
show post in topic