For Dpram . how i can write a constraint block using both random write and random read signals such that write should come first and later read signal

check here: Edit code - EDA Playground