Verification Academy
For Dpram . how i can write a constraint block using both random write and random read signals such that write should come first and later read signal
SystemVerilog
SystemVerilog
,
systemverilog-driver-monitor-virtual-interface-transaction
juhi_p
August 18, 2020, 11:04am
3
check here:
Edit code - EDA Playground
show post in topic