Verification Academy
Flag assertion still running at end of simulation as an error
SystemVerilog
SystemVerilog
dave_59
October 23, 2019, 8:19pm
6
In reply to
snixon
:
See
SVA : Property is a tautology | Verification Academy
show post in topic