File operation in SystemVerilog

[sjain12]

Can this approach be used to access an env variable in `include to access different paths rather then hard-coding them ?

Something like :

`include “{getenv(HOME)/abc.sv”