In reply to ABD_91:
I’m refering to
A convenience function for uvm_factory::set_inst_override_by_name, this method registers a factory override for components created at this level of hierarchy or below.
In the UVM Reference Manual and the fact a sequence itself does not have position in the topology of the testbench.
But I said also you might be able to refer to the sequencer the sequence will be executed.