Verification Academy
Expression on rhs is not a class or a compatible class and hence cannot be assigned to a class handle on lhs
UVM
sequencer
,
SystemVerilog
,
UVM
chr_sue
November 17, 2021, 2:07pm
7
In reply to
ramankaur09
:
Please show the sequencer class code.
show post in topic