Event @(posedge clk)

SystemVerilog
,
3

In reply to dave_59:

Thanks Dave. This clarify my doubt.