Verification Academy
Error: The run phase must start at time 0
UVM
SystemVerilog
,
UVM
alexd555
March 10, 2021, 7:14am
3
In reply to
dave_59
:
If not in run_test then where ? Only in testbench ?
show post in topic