You need to `include “uvm_macros.svh” to get all UVM macro definitions. SystemVerilog does not store macros in packages.