Error-[SE] Syntax error Following verilog source has syntax error : "../test/router_test_pkg.sv", 33: token is 'endpackage' SystemVerilog keyword 'endpackage' is not expected to be used in this context

UVM
4

In reply to jayath2000:

How do you compile your code?
You have this package and you need also a toplevel module.