In reply to saritr:
Can you try begin-end around uvm_fatal macro?
`ifndef MY_MACROS_SV
`define MY_MACROS_SV
// MACRO: 'my_fatal_err
// calls uvm_fatal in case the assertion is not correct
`define my_fatal(condition, msg )\
assert (condition) else\
`uvm_fatal("FATAL ERROR", msg)
`define add_rand(mem_type, mem)\
case (mem_type)\
"int": add_rand_int(mem);\
"bit": add_rand_bit(mem);\
default: begin `uvm_fatal("FATAL ERROR", "type is not supported") end \
endcase
`endif //MY_MACROS_SV
Srini
www.verifworks.com