Thanks for your interaction,
my final objective is to develop unified verif env , for this i need to have a stable part of uvmconfig_db which muste be generic for each interface master and slave. that’s the reason why i declared both types : master and slave
For my simulator, I’m using Questa