Equivalent construct in SV for modelling Reference model for Verification

SystemVerilog
, ,
4

In reply to tejasakulu:

Does the clock frequency really matter? Unless you have more than one clock in your design, all that matters is that it counts properly.