Equivalent construct in SV for modelling Reference model for Verification

SystemVerilog
, ,
3

In reply to dave_59:

Thanks Dave for the reply. Suppose I have timer which uses a 32KHZ clk I need a that clock right in the ref model. How do I model that

Thanks
Tejas